Senior ASIC - FPGA Design and Verification Engineer
Company: BOEING
Location: Pasadena
Posted on: January 15, 2021
|
|
Job Description:
Boeing Defense Space & Security seeks Senior Digital ASIC - FPGA
Design and Verification Engineers to support the Satellite
Capabilities organization and multiple satellite product lines
based in El Segundo, CA. Position Responsibilities: Leads design
and verification engineers, reporting status to management.
Resolves complex issues on critical programs related to
architectural approaches, requirements, specifications and design.
Leads technical aspect of proposal preparation. Identifies critical
performance measures and develops processes for computing them.
Leads activities in support of Supplier Management with make/buy
recommendations and other technical services. Coordinates
engineering support throughout the lifecycle of the product.
Develops new concepts for future product designs to meet projected
requirements. Evaluates and integrates third-party IP and
verification IP (VIP). Provides basic engineering support
throughout the lifecycle of the product. Conducts trade studies and
literature research to support future product designs. Stays
current on new technologies and best practices. Works under
consultative direction. This position must meet Export Control
compliance requirements, therefore a ---US Person--- as defined by
22 C.F.R. -- 120.15 is required. ---US Person--- includes US
Citizen, lawful permanent resident, refugee, or asylee. Basic
Qualifications (Required Skills/Experience): Bachelor, Master or
Doctorate of Science degree from an accredited course of study, in
engineering, computer science, mathematics, physics or chemistry 10
or more years' of experience in Digital ASIC design and
verification. Work experience using Verliog or SystemVerilog.
Preferred Qualifications (Desired Skills/Experience): Bachelor's
degree and 18 or more years' experience in digital ASIC/FPGA design
and verification, Master's degree with 16 or more years' experience
in digital design/verification, or PhD degree with 13 years of
experience in digital design/verification. Experience leading a
team of design and verification engineers, reporting status to
program management. Experience working other engineering teams
(e.g. board designers, system engineers, requirement engineers,
reliability engineers, microprocessor/software engineers), to
ensure the ASIC/FPGA functions safely and reliably when deployed by
assisting in Worst Case Circuit Analysis, IO timing, IO type
selection, life analysis, software con-ops, MTBF analysis, etc.
Experience creating and improving department process guidelines and
procedures (e.g. engineering standards, checklists, process flows,
etc.). Experience evaluating and recommending technology that is
new to the organization. Experience leading development of
architectural approaches from customer and system requirements.
Experience designing digital ASIC/FPGA architectural design
documents (micro-architecture documents with timing diagrams,
detailed design blocks, etc.). Experience deriving digital
ASIC/FPGA requirements specification from higher-level (system or
board-level) requirements specifications. Experience identifying,
tracking, and providing status of technical performance metrics to
measure progress and ensure compliance with requirements.
Experience developing complex and high data rate designs. Work
experience performing RTL synthesis. Work experience performing
clock cross domain analysis (CDC). Work experience performing
Static Timing Analysis and correcting timing violations. Work
experience writing Universal Verification Methodology (UVM)
sequences and virtual sequences. Work experience using Linux or
Unix terminal commands. Experience using scripting languages: Make,
Perl, Python, shell scripts, etc. Experience using Revision Control
Systems: Subversion (SVN), CVS, Git. Work experience simulating a
digital design using SystemVerilog Assertions. Work experience
using Object Oriented Programming concepts: Inheritance,
Polymorphism, etc. Work experience using Universal Verification
Methodology (UVM): Experience creating drivers, monitors,
predictors, and scoreboards. Work experience creating a
self-checking simulation testbench from scratch. Experience
mentoring junior engineers. This position offers relocation based
on candidate eligibility. Basic relocation is available for
internal candidates. Typical Education and Experience
Education/experience typically acquired through advanced technical
education from an accredited course of study in engineering,
computer science, mathematics, physics or chemistry (e.g. Bachelor)
and typically 14 or more years' related work experience or an
equivalent combination of technical education and experience (e.g.
PhD9 years' related work experience, Master12 years' related work
experience). In the USA, ABET accreditation is the preferred,
although not required, accreditation. Boeing is a Drug Free
Workplace where post offer applicants and employees are subject to
testing for marijuana, cocaine, opioids, amphetamines, PCP, and
alcohol when criteria is met as outlined in our policies.
Keywords: BOEING, Pasadena , Senior ASIC - FPGA Design and Verification Engineer, Engineering , Pasadena, California
Click
here to apply!
|
Didn't find what you're looking for? Search again!
Other Engineering JobsSenior Project Engineer-Secret Clearance Description: Senior Project Engineer-Secret ClearanceJob ID SAS20201412-54205ApplyL3Harris is dedicated to recruiting and developing diverse, high-performing talent who are passionate about what they do. Our employees (more...) Company: L3Harris Location: Van Nuys Posted on: 01/16/2021 Project Integration Launch Site Engineer II Description: Description SAIC is currently looking for Project Integration Engineers tojoin our amazing team Responsibilities will be to provide management and oversight of SE I activities for the Launch Enterprise (more...) Company: Engility Holdings Inc. Location: El Segundo Posted on: 01/16/2021 Information Security Engineer Description: Information Security Engineer - Contract to Hire Opportunity To improve application, system, and network security visibility andvalidation, responding to events as necessary within required timeframes.Responsibilities: (more...) Company: Genuent Location: Los Angeles Posted on: 01/16/2021 Launch Mission Integration Lead ? Project Engineer Description: Satellite Production Engineering, located in El Segundo, CA is seeking a career experienced, highly skilled, and motivated team member to serve in the Launch Mission Integration Lead role. The candidate (more...) Company: BOEING Location: Los Angeles Posted on: 01/16/2021 Senior Electrical RF Subsystem Engineer II Description: Raytheon is looking for an electrical engineer to work in our Space RF Communications Electronics Department. The candidate must be experienced in design, analysis, simulations, development and testing (more...) Company: RTX Location: Los Angeles Posted on: 01/16/2021 Chief Engineer Description: Job Description Would you like to be part of the new space movement Are you a rock star engineer Do you have the leadership gene Raytheon Intelligence Space is the place for you. In the last few (more...) Company: RTX Location: Seal Beach Posted on: 01/16/2021 Lead ASIC - FPGA Development and Verification Engineer Description: Position Overview:Boeing Defense Space Security seeks a Lead Digital ASIC/FPGA Design and Verification Engineer to support the Satellite Capabilities organization and multiple satellite product lines (more...) Company: BOEING Location: El Segundo Posted on: 01/16/2021 CHIEF ENGINEER I Description: n n n n Electronic Using your CalCareer Account n n n n This position is located in the Plant Operations Department at the Veterans Home of California - West Los Angeles. n n n nYou will find (more...) Company: State of California Location: Los Angeles Posted on: 01/16/2021 Application Engineer Description: ul li Responsible for technical product Company: Search Masters, Inc. Location: Los Angeles Posted on: 01/16/2021 Engineer 2 - Southern California District Description: Other locations:Los Angeles, CA, US Requisition ID: 112619 Job Level: Mid Level Department: Project Engineering Market: Transportation Employment Type: Full Time Position Overview As a Field Engineer (more...) Company: Kiewit Corporation Location: Los Angeles Posted on: 01/16/2021 |